

SIG2030: 10 to 1200SPS, 20-bit Sigma-Delta ADC with PGA

FEATURES

Programmable Gain: 1/2/4/8/16/32/64/128
Data Rates: 10/20/50/60/200/400/600/1200SPS
RMS Noise: 42nV at 10SPS (Gain=128)
20 noise-free bits at 10SPS (Gain=1)
Offset Drift: 10nV/°C (Gain=128)
Gain Drift: 2ppm/°C
Integral Non-Linearity: 3ppm
Internal or External Clock
Burnout Current Source
Parity Check
Power Supply
AVDD: 2.7V to 5.25V or $\pm 2.5V$
DVDD: 2.7V to 5.25V
Current: 0.8mA
Package: 16-lead TSSOP

APPLICATIONS

Weigh Scales
Strain Gauges
Pressure Sensors
Temperature Measurement
Industrial Process Control

DESCRIPTION

The SIG2030 is a low noise, low drift, and high-resolution 20-bit analog-to-digital converter (ADC) with integrated programmable gain amplifier (PGA) that offers high-accuracy measurement solutions for bridge sensors, thermocouples, and resistance temperature devices (RTD).

The device contains a low noise PGA with gains selected from 1, 2, 4, 8, 16, 32, 64, and 128, a delta-sigma (Δ - Σ) modulator, and a programmable SINC1/SINC4 digital filter. The output data rate from the device can be configured to 10, 20, 50, 60, 200, 400, 600, and 1200SPS. Burnout current source is provided at the analog inputs for sensor connection diagnosis.


Offset and gain calibration registers are provided with calibration command or direct register write to calibrate the ADC errors or overall system errors. SPI-compatible interface is used for device configuration and parity check is provided for data integrity.

The on-chip oscillator or an external clock can be used as the clock source to the device.


The device can operate with bipolar $\pm 1.35V$ to $\pm 2.625V$ analog power supplies, or with a single 2.7V to 5.25V analog power supply.

The SIG2030 is available in 16-lead TSSOP package and is fully specified over the $-40^{\circ}C$ to $+125^{\circ}C$ temperature range.


Function Block Diagram



TSSOP-16



PIN CONFIGURATION and DESCRIPTIONS



PIN		FUNCTION	DESCRIPTION
NO.	NAME		
1	DVDD	Digital	Digital power supply, 2.7V to 5.25V. DVDD is independent of AVDD.
2	DGND	Digital	Digital ground reference point.
3	CLKIN	Digital Input	1) Internal oscillator: Connect to DGND. 2) External clock: Connect to external clock input.
4	NC	Digital	No connection (float) or connect to DVDD/DGND.
5	NC	Digital	No connection (float) or connect to DVDD/DGND.
6	NC	Digital	No connection (float) or connect to DVDD/DGND.
7	AINP	Analog Input	Positive analog input.
8	AINN	Analog Input	Negative analog input.
9	REFN	Analog Input	Negative reference input.
10	REFP	Analog Input	Positive reference input.
11	AVSS	Analog	Negative analog power supply. AVSS can be taken below DVSS to provide bipolar power supplies. For example, AVSS can be tied to -2.5V and AVDD can be tied to +2.5V, providing a ±2.5V dual supplies to the ADC.
12	AVDD	Analog	Positive analog power supply. 2.7V to 5.25V relative to AVSS. AVDD is independent of DVDD.
13	CSn	Digital Input	Serial chip select. Active low.
14	DIN	Digital Input	Serial data input.
15	SCLK	Digital Input	Serial data clock.
16	DOUT/DRDYn	Digital Output	Serial data output and data ready indicator.

PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKING OPTION
SIG2030	TSSOP-16	-40°C to +125°C	SIG2030-ITSP16-RL	Reel, 5000

SPECIFICATIONS

Absolute Maximum Ratings

Over operating free-air temperature range, unless otherwise noted.⁽¹⁾

		MIN	MAX	UNIT
Voltage	AVDD to AVSS	-0.3	6.5	V
	AVSS to DGND	-3	0.3	V
	DVDD to DGND	-0.3	6.5	V
	Analog input	$V_{AVSS} - 0.3$	$V_{AVDD} + 0.3$	V
	Digital input	$V_{DGND} - 0.3$	$V_{DVDD} + 0.3$	V
Current	Input current	-10	10	mA
Temperature	Junction (T_J)	-50	150	°C
	Storage (T_{stg})	-60	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD Ratings

SYMBOL	PARAMTER	CONDITION	VALUE	UNIT
HBM	Human-body model	ANSI/ESDA/JEDEC JS-001	±8000	V
MM	Machine model	JEDEC EIA/JESD22-A115C	±400	V



This integrated circuit can be damaged by ESD. Signal Micro recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Electrical Characteristics

Minimum/Maximum specifications apply from -40°C to +125°C. Typical specifications are at +25°C. All specifications are at $V_{AVDD}=5V$, $V_{AVSS}=0V$, $V_{DVDD}=3.3V$, $V_{REF}=2.5V$, $f_{CLK}=1.2288MHz$, $data\ rate=10SPS$, and $PGA\ Gain=1$, unless otherwise noted.

PARAMETER	TEST CONDITION OR NOTES	MIN ⁽¹⁾	TYP	MAX ⁽¹⁾	UNITS
ANALOG INPUTS					
Differential Input Voltage	$V_{IN} = V_{INP} - V_{INN}$	$-V_{REF}/Gain$		$+V_{REF}/Gain$	V
Absolute Input Voltage	PGA bypass	$V_{AVSS} - 0.05$		$V_{AVDD} + 0.05$	V
	PGA enabled	$V_{AVSS} + 0.5$		$V_{AVDD} - 0.5$	V
Common Mode Input Range	PGA enabled	$V_{AVSS} + 0.5 + V_{INMAX} \cdot Gain/2$		$V_{AVDD} - 0.5 - V_{INMAX} \cdot Gain/2$	V
Absolute Input Current	PGA bypass		± 25		nA
	PGA enabled		± 1		nA
SYSTEM PERFORMANCE					
PGA Gain			1/2/4/8/16/32/64/128		V/V
Resolution			20		Bits
Data Rate		10		1200	SPS
Noise			See Noise Table		
Integral Nonlinearity (INL)			± 3		ppm
Offset Error	All PGA gains		$\pm 256/Gain \pm 2$		μV
Offset Drift vs. Temperature	All PGA gains		$\pm 256/Gain \pm 5$		nV/°C
Gain Error	All PGA gains		± 0.3		%
Gain Drift vs. Temperature	All PGA gains	-5	± 2	5	ppm/°C
Normal Mode Rejection (NMRR)	$f_{IN}=50/60Hz, \pm 2\%$, data rate=10SPS	100	110		dB
Common Mode Rejection (CMRR)	$f_{IN}=50/60Hz$, data rate=10SPS	100	120		dB
Power Supply Rejection ⁽²⁾ (PSRR)	AVDD, AVSS	75	90		dB
	DVDD	80	120		dB
REFERENCE INPUT					
Differential Reference Voltage (V_{REF})	$V_{REF} = V_{REFP} - V_{REFN}$	0.5		$V_{AVDD} - V_{AVSS} + 0.1$	V
Absolute Negative Reference Voltage (V_{REFN})		$V_{AVSS} - 0.05$		$V_{REFP} - 0.5$	V
Absolute Positive Reference Voltage (V_{REFP})		$V_{REFN} + 0.5$		$V_{AVDD} + 0.05$	V
Average Voltage Input Current			25		nA
Burnout Current Source					
Current Setting			1		μA
ADC CLOCK					
External Clock	Frequency Range	1	1.2288	1.25	MHz
	Duty Cycle	40%		60%	
Internal Oscillator	Nominal Frequency		1.2288		MHz
	Accuracy	-3%	$\pm 0.5\%$	3%	
DIGITAL INPUT/OUTPUT					
High-level Output Voltage (V_{OH})	$I_{OH} = 1mA$	$0.8 \cdot V_{DVDD}$			V
Low-level Output Voltage (V_{OL})	$I_{OL} = -1mA$			$0.2 \cdot V_{DVDD}$	V
High-level Input Voltage (V_{IH})		$0.7 \cdot V_{DVDD}$		V_{DVDD}	V
Low-level Input Voltage (V_{IL})		V_{DGND}		$0.3 \cdot V_{DVDD}$	V
Input Hysteresis			0.5		V
Input Leakage				± 10	μA
POWER SUPPLY					
AVSS Voltage (V_{AVSS})		-2.625		0	V
AVDD Voltage (V_{AVDD})		$V_{AVSS} + 2.7$		$V_{AVSS} + 5.25$	V

DVDD Voltage (V_{DVDD})		2.7		5.25	V
AVDD, AVSS Current (I_{AVDD})	PGA Bypass		0.3	0.45	mA
	PGA Enabled		0.65	0.9	mA
	Sleep Mode		0		μ A
DVDD Current (I_{DVDD})	Active Mode		150	225	μ A
	Sleep Mode		50		μ A
Total Power Dissipation	PGA Bypass		2.0		mW
	PGA Enabled		3.75		mW
	Sleep Mode		0.16		mW
TEMPERATURE RANGE					
Specified temperature range		-40		125	$^{\circ}$ C
Operating temperature range		-50		125	$^{\circ}$ C
Storage temperature range		-60		150	$^{\circ}$ C

- (1) Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.
(2) Power supply rejection is specified DC change in voltage.

Timing Requirements: Serial Interface

Over the operating ambient temperature range and DVDD = 2.7V to 5.25V, unless otherwise noted.




Figure 1. Serial Interface Timing Requirements

SYMBOL	DESCRIPTION	MIN	MAX	UNIT
t ₁	CSn falling edge to DOUT/DRDYn driven: propagation delay ⁽¹⁾		50	ns
t ₂	SCLK rising edge to valid DOUT/DRDYn: propagation delay ⁽¹⁾		50	ns
t ₃	SCLK high pulse width	100		ns
t ₄	SCLK low pulse width	100		ns
	SCLK period	400	10 ⁶	ns
t ₅	CSn rising edge to DOUT High Impedance: propagation delay		40	ns
t ₆	Last SCLK falling edge to CSn rising edge: delay time	50		ns
t ₇	CSn high pulse width	50		ns
t ₈	CSn falling edge to first SCLK rising edge: setup time ⁽²⁾	50		ns
t ₉	Valid DIN to SCLK falling edge: setup time	50		ns
t ₁₀	Valid DIN to SCLK falling edge: hold time	25		ns

(1) DOUT load = 20pF || 100kΩ to DGND.

(2) CSn can be tied low.

NOISE PERFORMANCE

The noise performance of the ADC is affected by PGA gain, data rate, and digital filter setting. The following tables show the rms noise and peak-to-peak noise for SINC4 and SINC1 filters. The effective number of bits (ENOB) and noise-free bits are also listed according to Equation (1) and Equation (2):

$$\text{ENOB} = \log_2(2 \times V_{\text{REF}} / \text{Gain} / V_{\text{RMS}}) \quad (1)$$

$$\text{Noise Free Bits} = \log_2(2 \times V_{\text{REF}} / \text{Gain} / V_{\text{p-p}}) \quad (2)$$

The noise data listed in the table are typical and are generated from continuous ADC readings with differential input voltage of 0 V.

Table 1. ADC Noise in μVRMS (μVPP) at $T_A = 25^\circ\text{C}$, $V_{\text{AVDD}} = 5\text{ V}$, $V_{\text{AVSS}} = 0\text{ V}$, $V_{\text{REF}} = 2.5\text{ V}$, SINC4 Filter

Data Rate (SPS)	PGA GAIN							
	1	2	4	8	16	32	64	128
10	4.77(4.95)	2.38(2.71)	1.19(1.70)	0.596(0.913)	0.298(0.509)	0.149(0.311)	0.075(0.324)	0.042(0.228)
20	4.77(7.00)	2.38(3.83)	1.19(2.40)	0.596(1.29)	0.298(0.720)	0.149(0.439)	0.075(0.458)	0.059(0.322)
50	4.77(11.1)	2.38(6.06)	1.19(3.79)	0.596(2.04)	0.298(1.14)	0.149(0.695)	0.115(0.724)	0.093(0.509)
60	4.77(12.1)	2.38(6.64)	1.19(4.16)	0.596(2.24)	0.298(1.25)	0.149(0.761)	0.126(0.794)	0.102(0.557)
200	4.77(22.1)	2.39(12.1)	1.25(7.59)	0.680(4.08)	0.403(2.28)	0.255(1.39)	0.231(1.45)	0.187(1.02)
400	5.35(31.3)	3.38(17.1)	1.76(10.7)	0.961(5.77)	0.570(3.22)	0.361(1.97)	0.326(2.05)	0.264(1.44)
600	7.03(46.5)	3.88(28.3)	2.01(13.1)	1.15(6.82)	0.700(4.34)	0.495(3.01)	0.370(2.59)	0.309(1.70)
1200	10.9(73.0)	6.37(49.0)	3.32(21.7)	1.76(12.9)	1.02(6.39)	0.746(4.80)	0.561(3.39)	0.454(2.73)

Table 2. ADC ENOB (Noise Free Bits) at $T_A = 25^\circ\text{C}$, $V_{\text{AVDD}} = 5\text{ V}$, $V_{\text{AVSS}} = 0\text{ V}$, $V_{\text{REF}} = 5\text{ V}$, SINC4 Filter

Data Rate (SPS)	PGA GAIN							
	1	2	4	8	16	32	64	128
10	20.0(20.0)	20.0(20.0)	20.0(20.0)	20.0(20.0)	20.0(20.0)	20.0(19.6)	20.0(19.0)	20.0(18.2)
20	20.0(20.0)	20.0(20.0)	20.0(19.8)	20.0(19.8)	20.0(19.6)	20.0(19.2)	20.0(18.5)	20.0(17.7)
50	20.0(19.9)	20.0(19.6)	20.0(19.1)	20.0(19.1)	20.0(18.9)	20.0(18.5)	20.0(17.8)	19.7(17.0)
60	20.0(19.8)	20.0(19.4)	20.0(19.0)	20.0(19.0)	20.0(18.8)	20.0(18.4)	20.0(17.7)	19.6(16.9)
200	20.0(18.9)	20.0(18.6)	20.0(18.1)	20.0(18.1)	20.0(17.9)	20.0(17.5)	19.4(16.8)	18.7(16.0)
400	20.0(18.4)	20.0(18.1)	20.0(17.6)	20.0(17.6)	20.0(17.4)	19.6(17.0)	18.9(16.3)	18.2(15.5)
600	20.0(18.0)	20.0(17.6)	20.0(17.7)	20.0(17.5)	19.8(17.2)	19.3(16.7)	18.6(16.0)	17.9(15.3)
1200	19.5(16.8)	19.4(16.8)	19.3(16.6)	19.2(16.5)	19.0(16.5)	18.7(16.0)	18.1(15.3)	17.4(14.6)

Table 3. ADC Noise in μVRMS (μVPP) at $T_A = 25^\circ\text{C}$, $V_{\text{AVDD}} = 5\text{ V}$, $V_{\text{AVSS}} = 0\text{ V}$, $V_{\text{REF}} = 2.5\text{ V}$, SINC1 Filter

Data Rate (SPS)	PGA GAIN							
	1	2	4	8	16	32	64	128
10	4.77(8.10)	2.38(3.63)	1.19(2.04)	0.596(1.22)	0.298(0.710)	0.149(0.484)	0.075(0.338)	0.052(0.315)
20	4.77(11.5)	2.38(5.13)	1.19(2.88)	0.596(1.72)	0.298(1.00)	0.149(0.685)	0.088(0.478)	0.073(0.446)
50	4.77(18.1)	2.38(8.11)	1.19(4.56)	0.596(2.73)	0.298(1.59)	0.189(1.08)	0.139(0.756)	0.116(0.705)
60	4.77(19.9)	2.38(8.89)	1.19(4.99)	0.596(2.99)	0.298(1.74)	0.207(1.19)	0.152(0.828)	0.127(0.772)
200	5.05(36.2)	3.00(16.2)	1.64(9.11)	0.871(5.45)	0.505(3.17)	0.378(2.17)	0.277(1.51)	0.231(1.41)
400	7.14(51.3)	4.25(22.9)	2.33(12.9)	1.23(7.71)	0.714(4.49)	0.535(3.06)	0.392(2.14)	0.327(1.99)
600	8.18(53.3)	5.12(30.5)	2.60(16.5)	1.41(9.20)	0.913(5.72)	0.553(3.23)	0.475(3.32)	0.388(2.61)
1200	10.9(73.0)	6.37(49.0)	3.32(21.7)	1.76(12.9)	1.02(6.39)	0.746(4.80)	0.561(3.39)	0.454(2.73)

Table 4. ADC ENOB (Noise Free Bits) at $T_A = 25^\circ\text{C}$, $V_{\text{AVDD}} = 5\text{ V}$, $V_{\text{AVSS}} = 0\text{ V}$, $V_{\text{REF}} = 5\text{ V}$, SINC1 Filter

Data Rate (SPS)	PGA GAIN							
	1	2	4	8	16	32	64	128
10	20.0(20.0)	20.0(20.0)	20.0(20.0)	20.0(20.0)	20.0(19.5)	20.0(19.3)	20.0(18.3)	20.0(17.9)
20	20.0(19.9)	20.0(19.8)	20.0(19.7)	20.0(19.7)	20.0(19.0)	20.0(18.8)	20.0(17.8)	19.9(17.4)
50	20.0(19.2)	20.0(19.1)	20.0(19.0)	20.0(19.1)	20.0(18.4)	20.0(18.1)	20.0(17.1)	19.2(16.8)
60	20.0(19.1)	20.0(19.0)	20.0(18.9)	20.0(18.9)	20.0(18.2)	20.0(18.0)	19.9(17.0)	19.1(16.6)
200	20.0(18.2)	20.0(18.1)	20.0(18.0)	20.0(18.1)	20.0(17.4)	19.7(17.1)	19.0(16.1)	18.2(15.8)
400	20.0(17.7)	20.0(17.6)	20.0(17.5)	19.9(17.6)	19.6(16.9)	19.2(16.6)	18.5(15.6)	17.7(15.3)
600	20.0(17.3)	19.9(17.4)	19.7(17.1)	19.7(17.0)	19.4(16.9)	18.9(16.5)	18.3(15.6)	17.6(14.8)
1200	19.5(16.8)	19.4(16.8)	19.3(16.6)	19.2(16.5)	19.0(16.5)	18.7(16.0)	18.1(15.3)	17.4(14.6)

REVISION HISTORY

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

DATE	REVISION	CHANGE
Jan. 20, 2020		Initial release.


DISCLAIMER

Signal Micro reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time.

All trademarks and registered trademarks are the property of their respective owners.

Signal Micro Datasheet @ www.signal-micro.cn

PACKAGE OUTLINE DIMENSIONS



- A. Compliant to JEDEC STANDARDS MO-153-AD.
- B. All linear dimensions are in millimeters.
- C. This drawing is subject to change without notice.