

6-Channel 24/16-bit Sigma-Delta ADC with PGA and Reference

FEATURES

Programmable Gain: 1/2/4/8/16/32/64/128

Data Rates: 4.17SPS to 890SPS

RMS Noise:

20nV at 4.17SPS (Gain=128)

63nV at 16.7SPS (Gain=128)

21.0 noise-free bits at 4.17SPS (Gain=1)

Offset Drift: 5nV/°C (Gain=128)

Gain Drift: 1ppm/°C

1.17V/2.5V Internal Reference with 4ppm/°C Drift

Integral Non-Linearity: 2ppm

6 Differential Inputs

Internal or External Clock

Simultaneous 50Hz/60Hz Rejection

Reference Detect

Programmable Current Sources

On-Chip Bias Voltage Generator

Burnout Current Sources

Low-Side Power Switch

Power Supply

AVDD: 2.7V to 5.25V

DVDD: 2.7V to 5.25V

Current: 470μA

Package: 24-lead TSSOP

APPLICATIONS

Weigh Scales

Strain Gauges

Temperature Measurement

Industrial Process Control

Pressure Sensors

DESCRIPTION

The SIG7794/7795 are low noise, low drift, and high-resolution 24/16-bit analog-to-digital converter (ADC) with integrated programmable gain amplifier (PGA) and low drift on-chip voltage reference that offers high-accuracy measurement solutions for bridge sensors, thermocouples, and resistance temperature devices (RTD).


The device contains a low noise PGA with gains selected from 1, 2, 4, 8, 16, 32, 64, and 128, a delta-sigma (Δ - Σ) modulator, and digital filter. A low drift 1.17V or 2.5V reference is integrated on chip and two matched excitation current sources (IEXCs) are provided for accurate RTD measurement. The output data rate from the device can be configured from 4.17SPS up to 890SPS. 50Hz/60Hz simultaneous rejection option is also provided. Burnout current sources are provided at the analog inputs for sensor connection diagnosis.

Offset and gain calibration registers are provided with calibration command or direct register write to calibrate the ADC errors or overall system errors. SPI-compatible interface is used for device configuration.


The on-chip oscillator or an external clock can be used as the clock source to the device.

The SIG7794/7795 are available in 24-lead TSSOP packages and are fully specified over the -40°C to +125°C temperature range.


Function Block Diagram



TSSOP-24



PIN CONFIGURATION and DESCRIPTIONS



PIN		FUNCTION	DESCRIPTION
NO.	NAME		
1	SCLK	Digital Input	Serial data clock.
2	CLK	Digital Input/Output	Master clock input or internal clock output depending on MODE Register bits CLK[1:0].
3	CSn	Digital Input	Serial chip select. Active low.
4	NC	Digital	No connection (float) or connect to DVDD/GND.
5	AIN6+/IOUT4/P1	Analog Input/Output	Analog positive input channel 6 or internal excitation current output 4 or general purpose output 1 between AVDD and GND.
6	AIN6-/IOUT3/P2	Analog Input/Output	Analog negative input channel 6 or internal excitation current output 3 or general purpose output 2 between AVDD and GND.
7	AIN1+	Analog Input	Analog positive input channel 1.
8	AIN1-	Analog Input	Analog negative input channel 1.
9	AIN2+	Analog Input	Analog positive input channel 2.
10	AIN2-	Analog Input	Analog negative input channel 2.
11	AIN3+	Analog Input	Analog positive input channel 3.
12	AIN3-	Analog Input	Analog negative input channel 3.
13	REF1+	Analog Input	Positive reference input.
14	REF1-	Analog Input	Negative reference input.
15	AIN5+/IOUT2	Analog Input	Analog positive input channel 5 or internal excitation current output 2.
16	AIN5-/IOUT1	Analog Input	Analog negative input channel 5 or internal excitation current output 1.
17	AIN4+/REF2+	Analog Input	Analog positive input channel 4 or positive reference input.
18	AIN4-/REF2-	Analog Input	Analog negative input channel 4 or negative reference input.
19	PSW	Analog Input	Low-side Power switch to GND.
20	GND	Analog	Ground reference point.
21	AVDD	Analog	Positive analog power supply. 2.7V to 5.25V relative to GND. AVDD is independent of DVDD.
22	DVDD	Digital	Digital power supply, 2.7V to 5.25V. DVDD is independent of AVDD.
23	DOUT/DRDYn	Digital Output	Serial data output and data ready indicator.
24	DIN	Digital Input	Serial data input.

PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKING OPTION
SIG7794	TSSOP-24	-40°C to +125°C	SIG7794-ITSP24-RL	Reel, 3000
SIG7795	TSSOP-24	-40°C to +125°C	SIG7795-ITSP24-RL	Reel, 3000

SPECIFICATIONS

Absolute Maximum Ratings

Over operating free-air temperature range, unless otherwise noted.⁽¹⁾

		MIN	MAX	UNIT
Voltage	AVDD to GND	-0.3	6.5	V
	DVDD to GND	-0.3	6.5	V
	Analog input	-0.3	$V_{AVDD} + 0.3$	V
	Digital input	-0.3	$V_{DVDD} + 0.3$	V
Current	Input current	-10	10	mA
Temperature	Junction (T_J)	-50	150	°C
	Storage (T_{stg})	-60	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD Ratings

SYMBOL	PARAMTER	CONDITION	VALUE	UNIT
HBM	Human-body Model	ANSI/ESDA/JEDEC JS-001	±6000	V
CDM	Charged-device model	JEDEC EIA/JS-002-2022	±2000	V



This integrated circuit can be damaged by ESD. Signal Micro recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Electrical Characteristics

Minimum/Maximum specifications apply from -40°C to +125°C. Typical specifications are at +25°C. All specification are at V_{AVDD}=5V, V_{DVDD}=3.3V, V_{GND}=0V, V_{REF}=2.5V, f_{CLK}=1.024MHz, data rate=16.7SPS, and PGA Gain=1, unless otherwise noted.

PARAMETER	TEST CONDITION OR NOTES	MIN ⁽¹⁾	TYP	MAX ⁽¹⁾	UNITS
ANALOG INPUTS					
Differential Input Voltage	V _{IN} = V _{INP} – V _{INN}	-V _{REF} /Gain		+V _{REF} /Gain	V
Absolute Input Voltage	Buffer Off	-0.05		V _{AVDD} + 0.05	V
	Buffer On	+0.2		V _{AVDD} – 0.2	
Common Mode Input Range	Buffer On	0.2 + V _{INMAX} · Gain/2		V _{AVDD} – 0.2 – V _{INMAX} · Gain/2	V
Absolute Input Current	Buffer off		±10		nA
	Buffer On		±1		nA
SYSTEM PERFORMANCE					
PGA Gain			1/2/4/8/16/32/64/128		V/V
Resolution	SIG7794		24		Bits
	SIG7795		16		Bits
Data Rate		4.17		890	SPS
Noise			See Noise Table		
Integral Nonlinearity (INL)	Buffer Off		±10		ppm
	Buffer On		±2		ppm
Offset Error	Chop Off		±400/Gain		µV
	Chop On		±1		µV
Offset Drift vs. Temperature	All PGA gains		±400/Gain ± 2		nV/°C
Gain Error ⁽²⁾	All PGA gains	-500	±100	500	ppm
Gain Mismatch ⁽²⁾	All PGA gains		150	350	ppm
Gain Drift vs. Temperature	All PGA gains	-3	±1	+3	ppm/°C
Normal Mode Rejection (NMRR)	f _{IN} = 50/60Hz, ±2%, data rate=16.7SPS		See Table 17		dB
Common Mode Rejection (CMRR)	f _{IN} = 50Hz, data rate = 470SPS	100	120		dB
Power Supply Rejection (PSRR)	AVDD	85	105		dB
	DVDD	90	110		dB
EXTERNAL REFERENCE INPUTS					
Differential Reference Voltage (V _{REF})	V _{REF} = V _{REFP} – V _{REFN}	0.5	2.5	V _{AVDD} + 0.1	V
Absolute Negative Reference Voltage (V _{REFN})		-0.05		V _{REFP} – 0.5	V
Absolute Positive Reference Voltage (V _{REFP})		V _{REFN} + 0.5		V _{AVDD} + 0.05	V
Average Voltage Input Current			±1		µA
INTERNAL VOLTAGE REFERENCE					
Reference Voltage			1.17/2.5		V
Initial Accuracy ⁽²⁾		-0.05%	±0.005%	+0.05%	
Temperature Drift		-20	±4	+20	ppm/°C
EXCITATION CURRENT SOURCES (IEXC1 and IEXC2)					
Output Current		10/50/100/210/250/500/1000			µA
Compliance Voltage ⁽³⁾	IEXC <= 250µA	0		V _{AVDD} – 0.5	V
	IEXC = 500µA	0		V _{AVDD} – 0.6	
	IEXC = 1000µA	0		V _{AVDD} – 0.8	
Accuracy	IEXC = 10µA	-4%	±2%	+4%	
	IEXC >= 50µA	-2%	±1%	+2%	
Current Mismatch IEXC1=IEXC2	IEXC = 10µA	-3.0%	±0.60%	+3.0%	
	IEXC = 50µA	-1.5%	±0.25%	+1.5%	

	I _{EXC} = 100µA	-1.2%	±0.20%	+1.2%	
	I _{EXC} = 210µA, 250µA	-1.0%	±0.18%	+1.0%	
	I _{EXC} = 500µA	-0.8%	±0.12%	+0.8%	
	I _{EXC} = 1000µA	-0.6%	±0.1%	+0.6%	
Temperature Drift		-90	±20	+90	ppm/°C
Temperature Drift Mismatch		-30	±5	+30	ppm/°C
Burnout Current Sources					
Current Setting			0.5		µA
ADC CLOCK					
External Clock	Frequency Range	0.5	1.024	1.1	MHz
	Duty Cycle	40%		60%	
Internal Oscillator	Nominal Frequency		1.024		MHz
	Accuracy	-3%	±0.5%	3%	
DIGITAL INPUT/OUTPUT					
High-level Output Voltage (V _{OH})	I _{OH} = 4mA	0.8·V _{DVDD}			V
Low-level Output Voltage (V _{OL})	I _{OL} = -4mA			0.2·V _{DVDD}	V
High-level Input Voltage (V _{IH})		0.7·V _{DVDD}		V _{DVDD}	V
Low-level Input Voltage (V _{IL})		0		0.3·V _{DVDD}	V
Input Hysteresis			0.5		V
Input Leakage				±10	µA
POWER SUPPLY					
AVDD Voltage (V _{AVDD})		2.7		5.25	V
DVDD Voltage (V _{DVDD})		2.7		5.25	V
AVDD Current (I _{AVDD})	Buffer Off		150	200	µA
	Buffer On		350	450	µA
	Sleep Mode		1		µA
DVDD Current (I _{DVDD})	Active Mode		120	200	µA
	Sleep Mode		20		µA
Total Power Dissipation	Buffer Off		1.15		mW
	Buffer On		2.15		mW
	Sleep Mode		0.10		mW
TEMPERATURE RANGE					
Specified temperature range		-40		125	°C
Operating temperature range		-50		125	°C
Storage temperature range		-60		150	°C

(1) Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

(2) MIN and MAX values listed for gain error are for +25°C room temperature only.

(3) The IDAC current does not change by more than 0.01% from the nominal value when staying within the specified compliance voltage.

Timing Requirements: Serial Interface

Over the operating ambient temperature range and DVDD = 2.7V to 5.25V, unless otherwise noted.




Figure 1. Serial Interface Timing Requirements

SYMBOL	DESCRIPTION	MIN	MAX	UNIT
t_1	CSn falling edge to DOUT/DRDYn driven: propagation delay ⁽¹⁾		50	ns
t_2	SCLK falling edge to valid DOUT/DRDYn: propagation delay ⁽¹⁾		50	ns
t_3	SCLK low pulse width	100		ns
t_4	SCLK high pulse width	100		ns
	SCLK period	200	10^6	ns
t_5	CSn rising edge to DOUT high impedance: propagation delay		40	ns
t_6	Last SCLK rising edge to CSn rising edge: delay time	50		ns
t_7	CSn high pulse width	50		ns
t_8	CSn falling edge to first SCLK falling edge: setup time ⁽²⁾	50		ns
t_9	Valid DIN to SCLK rising edge: setup time	50		ns
t_{10}	Valid DIN to SCLK rising edge: hold time	25		ns

(1) DOUT load = $20\text{pF} \parallel 100\text{k}\Omega$ to GND.

(2) CSn can be tied low.

NOISE PERFORMANCE

The noise performance of the ADC is affected by PGA gain, data rate, and digital filter setting. The following tables show the rms noise and peak-to-peak noise for different data rate with chop enabled. The effective number of bits (ENOB) and noise-free bits are also listed according to Equation (1) and Equation (2):

$$\text{ENOB} = \log_2(2 \times V_{\text{REF}} / \text{Gain} / V_{\text{RMS}}) \quad (1)$$

$$\text{Noise Free Bits} = \log_2(2 \times V_{\text{REF}} / \text{Gain} / V_{\text{p-p}}) \quad (2)$$

The noise data listed in the table are typical and are generated from continuous ADC readings with differential input voltage of 0 V. With chop disabled, the noise increases by 30%.

External Reference

Table 1. ADC Noise in μVRMS (μVPP) at $T_A = 25^\circ\text{C}$, $V_{\text{AVDD}} = 5 \text{ V}$, $V_{\text{REF}} = 2.5 \text{ V}$, Chop Enabled

FS[3:0]	Data Rate (SPS)	PGA GAIN							
		1	2	4	8	16	32	64	128
1111	4.17	0.510(2.10)	0.326(1.46)	0.170(0.872)	0.084(0.412)	0.057(0.236)	0.036(0.165)	0.027(0.115)	0.020(0.095)
1110	6.25	0.658(2.72)	0.420(1.89)	0.220(1.13)	0.109(0.532)	0.073(0.304)	0.047(0.213)	0.035(0.148)	0.026(0.122)
1101	8.33	0.806(3.33)	0.515(2.31)	0.269(1.38)	0.133(0.652)	0.090(0.373)	0.057(0.261)	0.043(0.182)	0.032(0.150)
1100	10	0.931(3.84)	0.595(2.67)	0.311(1.59)	0.154(0.753)	0.103(0.430)	0.066(0.301)	0.049(0.210)	0.036(0.173)
1011	12.5	1.14(4.71)	0.728(3.27)	0.380(1.95)	0.188(0.922)	0.127(0.527)	0.081(0.368)	0.060(0.257)	0.045(0.212)
1010	16.7	1.61(6.66)	1.03(4.62)	0.538(2.76)	0.266(1.30)	0.179(0.745)	0.114(0.521)	0.085(0.363)	0.063(0.300)
1001	16.7	1.56(6.56)	1.00(4.32)	0.522(2.46)	0.245(1.16)	0.177(0.838)	0.111(0.587)	0.081(0.372)	0.063(0.291)
1000	19.6	1.87(9.24)	1.06(6.26)	0.732(2.98)	0.334(1.34)	0.193(1.04)	0.133(0.522)	0.091(0.405)	0.072(0.321)
0111	33.2	2.55(13.7)	1.36(6.56)	0.764(4.47)	0.412(2.20)	0.242(1.27)	0.208(1.04)	0.108(0.536)	0.093(0.449)
0110	39	2.39(10.4)	1.75(7.60)	0.863(3.80)	0.468(2.35)	0.268(1.38)	0.204(0.903)	0.116(0.563)	0.096(0.403)
0101	50	2.70(15.2)	2.11(10.4)	1.06(4.69)	0.664(3.32)	0.354(1.70)	0.265(1.14)	0.157(0.722)	0.120(0.538)
0100	62	3.65(15.8)	2.20(12.1)	1.27(5.81)	0.729(4.17)	0.473(1.99)	0.243(1.09)	0.191(1.02)	0.168(0.687)
0011	123	5.48(29.5)	3.28(19.1)	1.49(8.12)	0.905(4.69)	0.564(3.73)	0.355(1.97)	0.261(1.36)	0.195(1.18)
0010	242	8.90(67.9)	4.82(30.2)	2.37(14.3)	1.48(7.49)	0.721(3.93)	0.488(3.10)	0.358(1.95)	0.287(1.59)
0001	470	22.7(127)	11.7(87.5)	5.98(37.9)	3.14(19.0)	1.55(8.68)	0.943(5.62)	0.583(3.86)	0.421(2.55)
0000	890	236(1360)	112(746)	58.5(395)	28.2(266)	13.6(103)	7.42(49.5)	3.60(24.7)	1.86(12.8)

Table 2. ADC ENOB (Noise Free Bits) at $T_A = 25^\circ\text{C}$, $V_{\text{AVDD}} = 5 \text{ V}$, $V_{\text{REF}} = 2.5 \text{ V}$, Chop Enabled

FS[3:0]	Data Rate (SPS)	PGA GAIN							
		1	2	4	8	16	32	64	128
1111	4.17	23.2(21.0)	22.9(20.7)	22.8(20.5)	22.8(20.5)	22.4(20.3)	22.0(19.9)	21.5(19.4)	20.9(18.7)
1110	6.25	22.8(20.6)	22.5(20.3)	22.4(20.1)	22.5(20.2)	22.0(20.0)	21.7(19.5)	21.1(19.0)	20.5(18.3)
1101	8.33	22.5(20.4)	22.2(20.0)	22.1(19.8)	22.2(19.9)	21.7(19.7)	21.4(19.2)	20.8(18.7)	20.2(18.0)
1100	10	22.3(20.1)	22.0(19.8)	21.9(19.6)	22.0(19.7)	21.5(19.5)	21.2(19.0)	20.6(18.5)	20.0(17.8)
1011	12.5	22.0(19.9)	21.7(19.5)	21.6(19.3)	21.7(19.4)	21.2(19.2)	20.9(18.7)	20.3(18.2)	19.7(17.5)
1010	16.7	21.5(19.4)	21.2(19.0)	21.1(18.8)	21.2(18.9)	20.7(18.7)	20.4(18.2)	19.8(17.7)	19.2(17.0)
1001	16.7	21.6(19.4)	21.3(19.1)	21.2(19.0)	21.3(19.0)	20.8(18.5)	20.4(18.0)	19.9(17.7)	19.2(17.0)
1000	19.6	21.2(19.2)	21.2(18.6)	20.7(18.7)	20.8(18.8)	20.6(18.2)	20.2(18.2)	19.7(17.6)	19.0(16.9)
0111	33.2	21.1(18.8)	20.8(18.5)	20.6(18.1)	20.5(18.1)	20.3(17.9)	19.5(17.2)	19.5(17.2)	18.7(16.4)
0110	39	20.9(18.8)	20.4(18.3)	20.5(18.3)	20.3(18.0)	20.2(17.8)	19.5(17.4)	19.4(17.1)	18.6(16.6)
0101	50	20.4(18.1)	20.2(17.9)	20.2(18.0)	19.8(17.5)	19.8(17.5)	19.2(17.1)	18.9(16.7)	18.3(16.1)
0100	62	20.5(18.4)	20.1(17.7)	19.9(17.7)	19.7(17.2)	19.3(17.3)	19.3(17.1)	18.6(16.2)	17.8(15.8)
0011	123	19.8(17.3)	19.5(17.0)	19.7(17.2)	19.4(17.0)	19.1(16.4)	18.7(16.3)	18.2(15.8)	17.6(15.0)
0010	242	19.3(16.5)	19.0(16.3)	19.0(16.4)	18.7(16.3)	18.7(16.3)	18.3(15.6)	17.7(15.3)	17.1(14.6)
0001	470	17.7(15.0)	17.7(14.8)	17.7(15.0)	17.6(15.0)	17.6(15.1)	17.3(14.8)	17.0(14.3)	16.5(13.9)
0000	890	14.4(11.5)	14.4(11.7)	14.4(11.6)	14.4(11.2)	14.5(11.6)	14.4(11.6)	14.4(11.6)	14.4(11.6)

Internal Reference

Table 3. ADC Noise in μ VRMS (μ VPP) at $T_A = 25^\circ\text{C}$, $V_{AVDD} = 5 \text{ V}$, Internal 1.17V Reference, Chop Enabled

FS[3:0]	Data Rate (SPS)	PGA GAIN							
		1	2	4	8	16	32	64	128
1111	4.17	1.05(4.23)	0.484(2.18)	0.250(1.13)	0.117(0.546)	0.079(0.328)	0.042(0.190)	0.025(0.113)	0.022(0.099)
1110	6.25	1.36(5.47)	0.625(2.81)	0.323(1.46)	0.151(0.705)	0.102(0.423)	0.054(0.245)	0.032(0.145)	0.028(0.127)
1101	8.33	1.66(6.70)	0.766(3.44)	0.396(1.79)	0.185(0.863)	0.125(0.519)	0.067(0.301)	0.039(0.178)	0.034(0.156)
1100	10	1.92(7.73)	0.884(3.98)	0.457(2.06)	0.213(0.997)	0.144(0.599)	0.077(0.347)	0.045(0.206)	0.039(0.180)
1011	12.5	2.35(9.47)	1.08(4.87)	0.560(2.53)	0.261(1.22)	0.176(0.733)	0.094(0.425)	0.055(0.252)	0.048(0.221)
1010	16.7	3.33(13.4)	1.53(6.89)	0.792(3.58)	0.369(1.73)	0.249(1.04)	0.133(0.601)	0.078(0.356)	0.068(0.312)
1001	16.7	3.01(13.5)	1.48(6.87)	0.752(3.56)	0.394(1.69)	0.246(1.09)	0.129(0.591)	0.078(0.353)	0.067(0.305)
1000	19.6	2.90(12.1)	1.59(7.60)	0.847(4.18)	0.420(1.90)	0.303(1.20)	0.156(0.658)	0.091(0.431)	0.078(0.372)
0111	33.2	3.94(16.9)	2.12(9.28)	1.19(5.26)	0.560(2.48)	0.367(1.63)	0.175(0.752)	0.122(0.540)	0.091(0.369)
0110	39	4.24(18.8)	2.31(9.83)	1.40(7.29)	0.678(2.91)	0.361(1.56)	0.200(0.859)	0.141(0.671)	0.113(0.535)
0101	50	5.62(23.7)	2.77(11.9)	1.60(8.19)	0.814(3.85)	0.440(2.22)	0.308(1.61)	0.174(0.891)	0.147(0.659)
0100	62	4.98(28.0)	2.95(13.3)	1.42(7.67)	0.987(4.64)	0.468(2.00)	0.309(1.72)	0.192(0.989)	0.146(0.745)
0011	123	7.95(42.7)	5.12(26.1)	2.55(12.0)	1.09(5.46)	0.777(4.44)	0.420(2.36)	0.292(1.56)	0.181(1.11)
0010	242	11.8(69.2)	6.21(32.5)	3.22(17.8)	1.63(8.39)	1.02(5.99)	0.596(4.33)	0.426(2.20)	0.293(1.75)
0001	470	18.9(125)	10.2(63.4)	5.13(31.9)	2.69(14.9)	1.43(8.47)	0.929(5.30)	0.565(3.20)	0.389(2.31)
0000	890	111(735)	55.1(390)	25.7(163)	13.0(78.7)	6.74(50.9)	3.49(20.7)	1.71(10.5)	0.979(6.28)

Table 4. ADC ENOB (Noise Free Bits) at $T_A = 25^\circ\text{C}$, $V_{AVDD} = 5 \text{ V}$, Internal 1.17V Reference, Chop Enabled

FS[3:0]	Data Rate (SPS)	PGA GAIN							
		1	2	4	8	16	32	64	128
1111	4.17	21.1(19.1)	21.2(19.0)	21.2(19.0)	21.3(19.0)	20.8(18.8)	20.7(18.6)	20.5(18.3)	19.7(17.5)
1110	6.25	20.7(18.7)	20.8(18.7)	20.8(18.6)	20.9(18.7)	20.5(18.4)	20.4(18.2)	20.1(17.9)	19.3(17.1)
1101	8.33	20.4(18.4)	20.5(18.4)	20.5(18.3)	20.6(18.4)	20.2(18.1)	20.1(17.9)	19.8(17.6)	19.0(16.8)
1100	10	20.2(18.2)	20.3(18.2)	20.3(18.1)	20.4(18.2)	20.0(17.9)	19.9(17.7)	19.6(17.4)	18.8(16.6)
1011	12.5	19.9(17.9)	20.0(17.9)	20.0(17.8)	20.1(17.9)	19.7(17.6)	19.6(17.4)	19.3(17.1)	18.5(16.3)
1010	16.7	19.4(17.4)	19.5(17.4)	19.5(17.3)	19.6(17.4)	19.2(17.1)	19.1(16.9)	18.8(16.6)	18.0(15.8)
1001	16.7	19.6(17.4)	19.6(17.4)	19.6(17.3)	19.5(17.4)	19.2(17.0)	19.1(16.9)	18.8(16.7)	18.1(15.9)
1000	19.6	19.6(17.6)	19.5(17.2)	19.4(17.1)	19.4(17.2)	18.9(16.9)	18.8(16.8)	18.6(16.4)	17.8(15.6)
0111	33.2	19.2(17.1)	19.1(16.9)	18.9(16.8)	19.0(16.9)	18.6(16.5)	18.7(16.6)	18.2(16.0)	17.6(15.6)
0110	39	19.1(16.9)	19.0(16.9)	18.7(16.3)	18.7(16.6)	18.6(16.5)	18.5(16.4)	18.0(15.7)	17.3(15.1)
0101	50	18.7(16.6)	18.7(16.6)	18.5(16.1)	18.5(16.2)	18.3(16.0)	17.9(15.5)	17.7(15.3)	16.9(14.8)
0100	62	18.8(16.3)	18.6(16.4)	18.6(16.2)	18.2(15.9)	18.3(16.2)	17.9(15.4)	17.5(15.2)	16.9(14.6)
0011	123	18.2(15.7)	17.8(15.5)	17.8(15.6)	18.0(15.7)	17.5(15.0)	17.4(14.9)	16.9(14.5)	16.6(14.0)
0010	242	17.6(15.0)	17.5(15.1)	17.5(15.0)	17.5(15.1)	17.1(14.6)	16.9(14.0)	16.4(14.0)	15.9(13.4)
0001	470	16.9(14.2)	16.8(14.2)	16.8(14.2)	16.7(14.3)	16.6(14.1)	16.3(13.8)	16.0(13.5)	15.5(12.9)
0000	890	14.4(11.6)	14.4(11.5)	14.5(11.8)	14.5(11.9)	14.4(11.5)	14.4(11.8)	14.4(11.8)	14.2(11.5)

ON-CHIP REGISTER MAPS

There are total eight registers inside the device which is 8-bit, 16-bit, or 24-bit wide. These registers are used to configure and control the ADC to the desired mode of operation. These registers can be accessed through the SPI-compatible serial interface by using register read and write commands. At power-on or reset, the registers default to their initial settings, as shown in the *Reset Value* column of [Table 5](#).

Table 5. SIG7794/SIG7795 register map

ADDR.	NAME	DIR.	RESET VALUE	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
3'b000	STATUS	R	80	DRDYn	ERR	NOREF	0	24-bit		CHD[2:0]	
3'b001	MODE	R/W	000A		MD[2:0]		PSW	IEXC_PAIR	IMUX	0	FAST_ST
3'b010	CONFIG	R/W	0710		CLK[1:0]	0	CHOPn			FS[3:0]	
3'b010					VBIAS[1:0]	BURN	FORMAT	0		PGA[2:0]	
3'b010					REFSEL[1:0]	REFDET	BUF			CH[3:0]	
3'b011	DATA	R	000000 / (0000) ⁽¹⁾					DATA[23:16] (SIG7794 only)			
3'b011								DATA[15:8]			
3'b011								DATA[7:0]			
3'b100	ID	R	XF	X	X	X	X	1	1	1	1
3'b101	IO	R/W	00	IEXCEN[2]	IOEN	IO2DAT	IO1DAT	IEXCDIR[1:0]		IEXCEN[1:0]	
3'b110	OFFSET	R/W	800000 / (8000) ⁽¹⁾					OFFSET[23:16] (SIG7794 only)			
3'b110								OFFSET[15:8]			
3'b110								OFFSET[7:0]			
3'b111	GAIN	R/W	555555 / (5555) ⁽¹⁾					GAIN[23:16] (SIG7794 only)			
3'b111								GAIN[15:8]			
3'b111								GAIN[7:0]			

(1) The values in bracket are the default reset value for SIG7795.

STATUS Register

Table 6. STATUS Register (Address = 3'b000)

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
DRDYn	ERR	NOREF	0	24-bit		CHD[2:0]	

Power-On/Reset Value = 0x88(SIG7794)/ 0x80(SIG7795)

Bits	Bit Name	Access	Reset	Description
7	DRDYn	R	1'b1	ADC Ready Bit: This bit is cleared when new data is written to the ADC data register. It is set automatically after the ADC data register is read. In addition to this bit, DOUT/DRDYn pin can also be used as an alternative to monitor the update of new ADC data.
6	ERR	R	1'b0	ADC Error Bit. This bit is written at the same time as new data update. Error sources include input overrange, input underrange, or lower than expected reference voltage.
5	NOREF	R	1'b0	No External Reference Bit: The function of this bit is only enabled by setting the REFDET bit in the CONFIG Register to 1. While the REFDET bit is 1 and the selected reference voltage is below a specified threshold, which is about 0.4V, this bit is set and conversion results are clamped to all 1s.
4	RESERVED	R	1'b0	Reserved
3	24-bit	R	1'b1(7794) 1'b0(7795)	24-Bit Device Indicator. This bit indicates whether this device is 24-bit (SIG7794) or 16-bit (SIG7795).
2:0	CHD[2:0]	R	3'b000	Data Channel Number: These bits indicate the corresponding channel to the ADC data in data register (see Table 9).

MODE Register

Table 7. MODE Register (Address = 3'b001)

BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT10	BIT 9	BIT 8
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
MD[2:0]			PSW	IEXC_PAIR	IMUX	0	FAST_ST
CLK[1:0]	0	CHOPn	FS[3:0]				

Power-On/Reset Value = 0x000A

Bits	Bit Name	Access	Reset	Description
15:13	MD[2:0]	R/W	3'b000	<p>Mode Select Bits: These bits select the operating mode of the device.</p> <p>000: Continuous conversion mode. (default)</p> <p>001: Single conversion mode. ADC first wakeup if in idle or sleep mode; resets the filter to perform one conversion; and enters sleep mode. The conversion result remains in the data register with DOUT/DRDYn as low.</p> <p>010: Idle mode. The digital filter is in reset state with ADC free running.</p> <p>011: Sleep mode. Most of circuitry is turned off to save the power.</p> <p>100: Internal zero-scale calibration.</p> <p>101: Internal full-scale calibration.</p> <p>110: System zero-scale calibration.</p> <p>111: System full-scale calibration.</p> <p>For each above calibration mode, DOUT/DRDYn goes high when the calibration is initiated and returns low when the calibration is complete. The ADC is automatically placed in idle mode after the calibration. The measured offset/full-scale coefficient is placed in the offset/full-scale register of the selected channel.</p>
12	PSW	R/W	1'b0	Low-Side Power Switch Control Bit: When this bit is set to 1, the switch is closed to short PSW to GND with low on-resistor of typical 3 Ohms. The switch is open if the bit is cleared. The switch remains open in sleep mode.
11	IEXC_PAIR	R/W	1'b0	<p>IEXC PAIR Enable Bit: Set this bit while both IEXC1 and IEXC2 are used as a pair to improve the IEXC matching and measurement accuracy.</p> <p>0: Disabled (default)</p> <p>1: Enabled</p>
10	IMUX	R/W	1'b0	<p>IEXC Output Select Bit: This bit select the input pins with the excitation current sources applied to.</p> <p>0: IOUT1/IOUT2 (default)</p> <p>1: IOUT3/IOUT4</p>
9	RESERVED	R/W	1'b0	Reserved Always write 1'b0
8	FAST_ST	R/W	1'b0	Fast Startup Bit: When FAST_ST is set, the internal bandgap stays on during sleep mode for fast startup if internal reference is selected or excitation current sources are used.
7:6	CLK[1:0]	R/W	2'b10	<p>Clock Select Bits: These bits select the clock source for SYSCLK.</p> <p>00: Internal 1.024MHz clock with CLK tristated. (default)</p> <p>01: Internal 1.024MHz clock with its output on CLK pin.</p> <p>10: External clock applied to the CLK pin.</p> <p>11: External clock applied to the CLK pin.</p>
5	RESERVED	R/W	1'b0	Reserved Always write 1'b0
4	CHOPn	R/W	1'b0	Chop Disable Bit: When chop is enabled with bit clear to logic 0, the offset and offset drift of the ADC are dramatically improved with settling time doubled. All output data are fully settled data. For default

data rate settling of 16.7SPS, the conversion time is 60ms for all output data with chop disabled. If chop is enabled, the conversion time is 120ms for the first data and 60ms thereafter.

3:0	FS[3:0]	R/W	4'b1010	Data Rate Configuration: Selects the ADC data rate. 0000: 890SPS 0001: 470SPS 0010: 242SPS 0011: 123SPS 0100: 62SPS 0101: 50SPS 0110: 39SPS 0111: 33.2SPS 1000: 19.6SPS 1001: 16.7SPS 1010: 16.7SPS (default) 1011: 12.5SPS 1100: 10SPS 1101: 8.33SPS 1110: 6.25SPS 1111: 4.17SPS
-----	---------	-----	---------	--

CONFIG Register

Table 8. CONFIG Register (Address = 3'b010)

BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT10	BIT 9	BIT 8
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
VBIAS[1:0]	BURN	FORMAT	0	PGA[2:0]			
REFSEL[1:0]	REFDET	BUF	CH[3:0]				

Power-On/Reset Value = 0x0710

Bits	Bit Name	Access	Reset	Description
15:14	VBIAS[1:0]	R/W	2'b00	Bias Voltage Generator Enable Bits: The negative terminal of the analog inputs can be biased at the level of middle analog supply AVDD/2. 00: Bias voltage generator disabled 01: Bias voltage connected to AIN1- 10: Bias voltage connected to AIN2- 11: Bias voltage connected to AIN3-
13	BURN	R/W	1'b0	Burnout Enable Bit: When this bit is enabled, a pair of 0.5 μ A current sources are applied to analog inputs to source positive input and sink negative input.
12	FORMAT	R/W	1'b0	Data Format Bit: This bit sets the ADC data format. 0: Bipolar mode (default) 1: Unipolar mode
11	RESERVED	R/W	1'b0	Reserved Always write 1'b0
10:8	PGA[2:0]	R/W	3'b111	PGA Gain Configuration: Selects the PGA gain. If PGA gain is set to other than 1 and 2, the BUF bit setting is ignored with buffer always enabled. 000: Gain=1 001: Gain=2 010: Gain=4 011: Gain=8 100: Gain=16 101: Gain=32

				110: Gain=64 111: Gain=128 (default)
7:6	REFSEL[1:0]	R/W	2'b00	Reference Select Bits: Select the reference source for the ADC. 00: REF1+, REF1- (default) 01: REF2+, REF2- 10: 1.17V internal reference 11: 2.5V internal reference
5	REFDET	R/W	1'b0	Reference Detection Enable Bit: When this bit is enabled, the NOREF bit in the STATUS register indicates when the reference input voltage is less than specified threshold, which is about 0.4V.
4	BUF	R/W	1'b1	Buffer Enable Bit: When this bit is set, analog input is buffered. Otherwise the input buffer is bypassed. The buffer can only be disabled when the gain equals 1 or 2. For higher gains, the buffer is automatically enabled.
3:0	CH[3:0]	R/W	4'b0000	Channel Select Bits: These bits select which channel is enabled for ADC conversion (see Table 9). When ADC finishes the conversion and places the data into data register with the corresponding channel information in STATUS register.

Table 9. Channel Selection

CHD[3:0]	Positive Input AIN+	Negative Input AIN-	Status Register Bits CHD[2:0]	Calibration Register Pair
0000	AIN1+	AIN1-	000	0
0001	AIN2+	AIN2-	001	1
0010	AIN3+	AIN3-	010	2
0011	AIN4+	AIN4-	011	3
0100	AIN5+	AIN5-	100	3
0101	AIN6+	AIN6-	101	3
0110	Temperature Sensor ⁽¹⁾		110	Default Reset Values
0111	AVDD Monitor ⁽²⁾		111	Default Reset Values
1000	AIN1-	AIN1-	000	0

(1) For temperature sensor measurement, PGA gain is internally forced to 1 with buffer on and internal 1.17V reference is used disregarding user register configuration.

(2) For AVDD monitor measurement, the AVDD is internally attenuated by 6, PGA gain is forced to 1 with buffer on and internal 1.17V reference is used disregarding user register configuration.

DATA Register

This register is 24 bits wide for SIG7794 and 16 bits wide for SIG7795.

Table 10. DATA Register (Address = 3'b011)

BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT18	BIT 17	BIT 16
BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT10	BIT 9	BIT 8
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
DATA[23]	DATA[22]	DATA[21]	DATA[20]	DATA[19]	DATA[18]	DATA[17]	DATA[16]
DATA[15]	DATA[14]	DATA[13]	DATA[12]	DATA[11]	DATA[10]	DATA[9]	DATA[8]
DATA[7]	DATA[6]	DATA[5]	DATA[4]	DATA[3]	DATA[2]	DATA[1]	DATA[0]

Power-On/Reset Value = 0x000000(SIG7794)/0x0000(SIG7795)

Bits	Bit Name	Access	Reset	Description
23:0	DATA[23:0]	R	0x000000	Data Bits: The 24-bit word for SIG7794 or 16-bit word for SIG7795 is signed number in 2's complement format. See Data Format section for more information.

ID Register

Table 11. ID Register (Address = 3'b100)

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
x	x	x	x	1	1	1	1

Power-On/Reset Value = 0xFF

Bits	Bit Name	Access	Reset	Description
7:0	ID	R	8'bxxxx1111	ID Bits: Read only.

IO Register

Table 12. IO Register (Address = 3'b101)

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
IEXCEN[2]	IOEN	IO2DAT	IO1DAT	IEXCDIR[1:0]		IEXCEN[1:0]	

Power-On/Reset Value = 0x00

Bits	Bit Name	Access	Reset	Description
7	IEXCEN[2]	R/W	1'b0	IEXC Current Bit: This bit works together with IEXCEN[1:0] to select the value of the excitation current sources applied to the analog input pins.
6	IOEN	R/W	1'b0	P2 and P1 Output Enable Bit: When this bit is set to 1, the P2 and P1 pins are configured as outputs. When this bit is set to 0, the P2 and P1 pins are tri-state.
5	IO2DAT	R/W	1'b0	Data Output P2 Bit: This bit sets the value of the P2 output pin if IOEN bit is set to 1. During IO register read, the IO2DAT reflects the status of the P2 pin if IOEN bit is set to 1.
4	IO1DAT	R/W	1'b0	Data Output P1 Bit: This bit sets the value of the P1 output pin if IOEN bit is set to 1. During IO register read, the IO1DAT reflects the status of the P1 pin if IOEN bit is set to 1.
3:2	IEXCDIR[1:0]	R/W	2'b00	Direction of Current Sources Select Bits: IMUX bit in MODE Register decides whether IOUT1/IOUT2 or IOUT3/IOUT4 pins are used to output the current source. 00: Current source IEXC1 connected to Pin IOUT1 or IOUT3, Current source IEXC2 connected to Pin IOUT2 or IOUT4. 01: Current source IEXC1 connected to Pin IOUT2 or IOUT4, Current source IEXC2 connected to Pin IOUT1 or IOUT3. 10: Both current source IEXC1 and IEXC2 connected to Pin IOUT1 or IOUT3. 11: Both current source IEXC1 and IEXC2 connected to Pin IOUT2 or IOUT4.
1:0	IEXCEN[1:0]	R/W	2'b00	IEXC Current Bits: Combined with IEXCEN[2], these three bits select the value of the excitation current sources applied to the analog input pins. 000: Off (default) 001: 10µA 010: 210µA 011: 1000µA 100: 50µA 101: 100µA 110: 250µA 111: 500µA

OFFSET Register

The device has four OFFSET registers, each channel has a dedicated OFFSET register (see [Table 9](#)). This register is 24 bits wide for SIG7794 and 16 bits wide for SIG7795. OFFSET register read is allowed anytime, but writing to OFFSET register is only allowed while the device is in idle or sleep mode.

Table 13. OFFSET Register (Address = 3'b110)

BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT18	BIT 17	BIT 16
BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT10	BIT 9	BIT 8
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
OFFSET[23]	OFFSET[22]	OFFSET[21]	OFFSET[20]	OFFSET[19]	OFFSET[18]	OFFSET[17]	OFFSET[16]
OFFSET[15]	OFFSET[14]	OFFSET[13]	OFFSET[12]	OFFSET[11]	OFFSET[10]	OFFSET[9]	OFFSET[8]
OFFSET[7]	OFFSET[6]	OFFSET[5]	OFFSET[4]	OFFSET[3]	OFFSET[2]	OFFSET[1]	OFFSET[0]

Power-On/Reset Value = 0x800000(SIG7794)/0x8000(SIG7795)

Bits	Bit Name	Access	Reset	Description
23:0	OFFSET[23:0]	R/W	0x800000	Offset Calibration Bits: The 24-bit word is signed number in offset binary format. See Calibration section for more information.

GAIN Register

The device has four GAIN registers, each channel has a dedicated GAIN register (see [Table 9](#)). This register is 24 bits wide for SIG7794 and 16 bits wide for SIG7795. GAIN register read is allowed anytime, but writing to GAIN register is only allowed while the device is in idle or sleep mode.

Table 14. GAIN Register (Address = 3'b111)

BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT18	BIT 17	BIT 16
BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT10	BIT 9	BIT 8
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
GAIN[23]	GAIN[22]	GAIN[21]	GAIN[20]	GAIN[19]	GAIN[18]	GAIN[17]	GAIN[16]
GAIN[15]	GAIN[14]	GAIN[13]	GAIN[12]	GAIN[11]	GAIN[10]	GAIN[9]	GAIN[8]
GAIN[7]	GAIN[6]	GAIN[5]	GAIN[4]	GAIN[3]	GAIN[2]	GAIN[1]	GAIN[0]

Power-On/Reset Value = 0x555555(SIG7794)/0x5555(SIG7795)

Bits	Bit Name	Access	Reset	Description
23:0	GAIN[23:0]	R/W	0x555555	Gain Calibration Bits: The 24-bit word is unsigned positive number in binary format. See Calibration section for more information.

REVISION HISTORY

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please contact to make sure you have the latest revision.


DATE	REVISION	CHANGE
May 20, 2022		Initial release.

DISCLAIMER

Signal Micro reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time.

All trademarks and registered trademarks are the property of their respective owners.

PACKAGE OUTLINE DIMENSIONS



- A. Compliant to JEDEC STARDARDS MO-153-AD.
 - B. All linear dimensions are in millimeters.
 - C. This drawing is subject to change without notice.